

Unit-4


①

FINITE STATE MACHINES

A finite state machine is an abstract model describing the synchronous sequential machine.

Sequence of events that occur at discrete instants describes the behaviour of FSM.

In practice, it is impossible to implement machines which have infinite storage capabilities. Machines whose past histories can affect their future behaviour only in a finite number of ways, (are considered). These are called finite state machines, that is, machines with a fixed number of states.



Capabilities and Limitations of FSM:

1. Periodic sequence of finite states
2. No infinite sequence
3. Limited Memory

FSM are of two types. They differ in the way of output is generated.

- ① Mealy type model.
- ② Moore type model.

Moore machine

- (1) Its o/p is a function of present state only
- (2) Input changes do not affect the output
- (3) Requires more no. of states for implementing same function


Mealy machine.

- (1) Its o/p is a function of present state as well as present input
- (2) Input changes may affect the o/p of the circuit
- (3) Requires less no. of states for implementing same function.

MEALY MODEL :


o/p of sequential circuit depends on both present state of FFs & on inputs such sequential circuit is referred as mealy circuit or mealy machine.

State diagram



State table


PS		NS		o/p	
		X=0	X=1	X=0	X=1
y ₁	y ₂	q ₁	q ₂	z ₁	z ₂
0	0	00	01	0	0
0	1	00	11	1	0
1	0	00	10	1	0
1	1	00	10	1	0



Moore Model:


When o/p of sequential circuit depend only on present state of flip-flop, the sequential circuit is referred as the moore circuit or moore machine.

State diagram



State table


		NS		o/p
		X=0	X=1	
Y ₁	Y ₂	Y ₁ Y ₂	Y ₁ Y ₂	Z
0	0	00	01	0
0	1	01	10	0
1	0	10	11	0
1	1	01	00	1



Mealy to Moore Conversion :-

(5)


Convert the following mealy m/c to moore m/c



Transition table for Mealy m/c

Step 1:

Present state	Next state			
	a		b	
	state	o/p	state	o/p
q1	q1	1	q2	0
q2	q4	1	q4	1
q3	q2	1	q3	1
q4	q3	0	q1	1




Step 2:

Moore m/c

ps	a	b	o/p
q1	q1	q20	1
q20	q4	q4	0
q21	q4	q4	1
q30	q21	q31	0
q31	q20	q31	1
q4	q30	q1	1


Step 3:-



Moore

Mealy to Moore Conversion


Eg: Draw the mealy m/c for doing 1's Complement and convert it to its equivalent moore m/c.



$$Q = \{q_0\}$$

$$I/P = \{0, 1\}$$

$$O/P = \{0, 1\}$$





$$q_0 \xrightarrow{1} q_0$$

(moore)

$$q_0 \xrightarrow{0} q_0$$

Convert the given mealy m/c to its equivalent moore m/c



q0

$$q_0 \xrightarrow{0} q_0$$

$$q_2 \xrightarrow{1} q_0$$

✓

q1

$$q_0 \xrightarrow{0} q_1$$

$$q_1 \xrightarrow{1} q_1$$

q2


$$q_1 \xrightarrow{0} q_2$$

$$q_2 \xrightarrow{0} q_2$$

✓

Moore to Mealy Conversion:

(7)



Moore


Step 1:-
Transition table

ps	0	1	o/p
A	B	A	b
B	B	C	b
C	B	A	a

Step 2:- Mealy
Transition table

ps	Ns			
	x=0	o/p	x=1	o/p
A	B	b	A	b
B	B	b	C	a
C	B	b	A	b


Step 3:-



Mealy state diagram

⑧

convert Moore to Mealy
~~Finite State Machine~~




①

state	0	1	o/p
q ₀	q ₁	q ₂	0
q ₁	q ₁	q ₃	0
q ₂	q ₄	q ₂	0
q ₃	q ₄	q ₂	1
q ₄	q ₁	q ₃	1

②

state	N _s	
	x=0 o/p	x=1 o/p
q ₀	q ₁ 0	q ₂ 0
q ₁	q ₁ 0	q ₃ 1
q ₂	q ₄ 1	q ₂ 0
q ₃	q ₄ 1	q ₂ 0
q ₄	q ₁ 0	q ₃ 1


⑧ Mealy



Q

Minimization of completely specified sequential machines Using partition Technique

Steps	PS	<u>NS, Z</u>	
		X=0	X=1
	A	C, 0	F, 0
	B	D, 1	F, 0
	C	E, 0	B, 0
	D	B, 1	E, 0
	E	D, 0	B, 0
	F	D, 1	B, 0



Step 1: partition the states into subsets such that all states in the same subset are equivalent.

$$P_1 = (A, C, E) (B, D, F)$$

Step 2: (2-equivalent)

- 0-successor of (A, C, E) $\rightarrow$ (C, E, D) different ^{blocks}
- 0-successor of (B, D, F) $\rightarrow$ (D, B, D) same
- 1-successor of (A, C, E) $\rightarrow$ (F, B, B) same
- 1-successor of (B, D, F) $\rightarrow$ (F, E, B) different

$$P_2 = (A, C) (E) (B, F) (D)$$

Step 3: (3-equivalent)

$$P_2 = (A, C)(E)(B, F)(D)$$

(16)

Step 3 0-Successor of $(A, C) \rightarrow (C, E)$ different block
 1-Successor of $(A, C) \rightarrow (F, B)$ same
 0-Successor of $(B, F) \rightarrow (D, D)$ same
 1-Successor of $(B, F) \rightarrow (F, B)$ same.

$$P_3 = (A)(C)(E)(B, F)(D)$$

Further, partitioning of states is not possible
 0 & 1 successors of (B, F) are same block in P_3 .

Minimized state table

PS	NS, Z	
	X=0	X=1
A	C, 0	B, 0
B	D, 1	B, 0
C	E, 0	B, 1
D	B, 1	E, 0
E	B, 0	B, 0

Q: find the equivalence partition and a corresponding reduced machine in standard form

P ₁	N ₁ , Z	
	X=0	X=1
A	B, 1	H, 1
B	F, 1	D, 1
C	D, 0	E, 1
D	C, 0	F, 1
E	D, 1	C, 1
F	C, 1	C, 1
G	C, 1	D, 1
H	C, 0	A, 1



① $P_1 = (A, B, E, F, G) (C, D, H)$

- ②
- 0-successor of A, B, E, F, G $\rightarrow (B, F, D, C, C)$ different
 - 1-successor of A, B, E, F, G $\rightarrow (H, D, C, C, D)$ ~~different~~ same
 - 0-successor of C, D, H $\rightarrow (D, C, C)$ same
 - 1-successor of C, D, H $\rightarrow (E, F, A)$ ~~different~~ same

$P_2 = (A, B) (E, F, G) (C, D, H)$

- ③
- ~~see success~~ A, B 0-successor $\rightarrow (B, F)$ different
 - 1-successor $\rightarrow (H, D)$ same

E, F, G 0 $\rightarrow (D, C, C)$ same

1 $\rightarrow (C, C, D)$ same

C, D, H 0 $\rightarrow (D, C, C)$ same



1 $\rightarrow (E, F, A)$ different

$$P_3 = (A)(CB) (E, F, G) (C, D)(CH)$$

Reduced state table

PS	<u>NT, Z</u>	
	X=0	X=1
A	B, 1	H, 1
B	E, 1	C, 1
C	C, 0	E, 1
E	C, 1	C, 1
H	C, 0	A, 1

Distinguishability of states A & B:-



Minimum length that distinguishes is 3.

Sequence Detector


(19)

Mealy Type Model:

A sequence Detector is a sequential machine which produces an output 1 every time the desired sequence is detected and 0/p 0 at all other times.

Sequence 1010 Overlapping is permitted.

State diagram :-



State-table

PS	NS, Z	
	x ₂ 0	x ₂ 1
A	A, 0	B, 0
B	C, 0	B, 0
C	A, 0	D, 0
D	C, 1	B, 0

The machine is already in reduced standard form state table. No need to do for state Assignment and transition and output table

Transition o/p table

PS (x ₁ x ₂)	NS (y ₁ y ₂)		o/p (z)	
	x ₂ 0	x ₂ 1	x ₂ 0	x ₂ 1
A → 00	00	01	0	0
B → 01	10	01	0	0
C → 10	00	11	0	0
D → 11	10	01	1	0

D-ffs are chosen as memory elements.

Excitation table

PS		I/P	NS		I/P to FFs		O/P
y_1	y_2	x	y_1	y_2	D_1	D_2	Z
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	1	0	1	0	0
0	1	1	0	1	0	1	0
1	0	0	0	0	0	0	0
1	0	1	1	1	1	1	0
1	1	0	1	0	1	0	1
1	1	1	0	1	0	1	0

D_1

y_1	y_2	x	00	01	11	10
0						1
1				1		1

D_2

y_1	y_2	x	00	01	11	10
0				1		
1				1	1	

Z

y_1	y_2	x	00	01	11	10
0						
1					1	1


$$D_1 = y_1 \bar{y}_2 x + y_2 \bar{x}$$

$$D_2 = x$$

$$Z = y_1 y_2 \bar{x}$$

Implementation


Logic diagram of sequence (1010) detector using D-ffs



Moore-type Model:-

same procedure as Mealy model.

State diagram



State table

ps	Ns		Z _i
	x=0	x=1	
A	A	B	0
B	C	B	0
C	D	B	0
D	A	E	0
E	C	B	1


Programmable Logic Devices

①

An IC that contains large numbers of gates, flip-flops, etc. that can be configured by the user to perform different functions is called Programmable Logic Device (PLD).

The internal logic gates and/or connections of PLDs can be changed/configured by a Programming Process.
(*Here, Programming refers to hardware not software).

PLDs are typically built with an array of AND gates (AND-array) and an array of OR gates (OR-array).



There are three fundamental types of standard PLDs: PROM, PAL and PLA.

- Programmable Read only Memory (PROM)
- Programmable Array Logic (PAL)
- Programmable Logic Array (PLA)


The process of entering information into these devices is known as Programming. Basically, users can program these devices or IC's electrically in order to implement the boolean functions based on the requirement.

Programmable Read only Memory (PROM)

Read only Memory (ROM) is a memory device, which stores binary information permanently. i.e; we cannot change stored information by any means later. If the ROM has programmable features, then it is called PROM (Programmable Read only Memory).

The user has flexibility to program the binary information electrically once by using PROM programmer.

* PROM is a PLD that has fixed AND Array & Programmable OR Array



Block Diagram

Here, the i/p's of AND gates are not of programmable type. We have to generate 2^n product terms by using 2^n AND gates. We can implement these product terms by using $n \times 2^n$ decoder. Decoder generates 2^n minterms.

Here, the inputs of OR gates are programmable. We can program any no: of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate. Therefore the outputs of PROM will be in the form of sum of minterms.


(1)

Example:-

Implement the following Boolean function using PROM. $A(x, y, z) = \sum m(5, 6, 7)$

$$B(x, y, z) = \sum m(3, 5, 6, 7)$$

Each function is have three variables (x, y, z) . So, we require 3 to 8 decoder and two programmable OR gates



3 to 8 decoder generates eight minterms. The two programmable OR gates have the access of all these minterms. But, only the required minterms are programmed in order to produce the respective Boolean function by OR gate. The symbol 'X' is used for programmable connections.


how
Show that an 8x1 PROM can be programmed to implement the logic function whose truth table is as shown.

<u>Inputs</u>			<u>Output</u>
<u>A</u>	<u>B</u>	<u>C</u>	<u>F</u>
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


From truth table $F = \sum m(2, 3, 5, 7)$
 $= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$

8x1 PROM means a PROM with 8 address lines and one output.

So 3x8 decoder.




Block diagram



Proof Implementation

Programmable Array Logic:-

PAL is a programmable logic device that has programmable AND array & fixed OR Array. The advantage of PAL is that we can generate only the required product terms of Boolean functions instead of generating all the minterms by using Programmable AND gates.




The inputs of AND gate are Programmable. Each AND gate has both Normal and complement inputs of variable. So, based on requirement we can program any of those inputs.

The inputs of OR gate are not programmable. So, the inputs to OR gate are fixed. Hence, apply those required product terms to each OR gate as inputs. The output of PAL will be in the form of sum of product ~~terms~~ form.

Let us implement the following Boolean function using PALs

$$A = xy + xz' \quad B = xy' + yz'$$


The given two functions are in the sum of product form. There are two product terms present in each Boolean function. So, we require four programmable AND gates & two fixed OR gates for producing those two functions.



The Programmable AND gates have the access of both original and Complemented inputs of variables.

Programmable Logic Array (PLA): -

PLA is a Programmable Logic device that has both programmable AND array & Programmable OR array, hence, it is the most flexible PLD. The block diagram of PLA is



Here, the inputs of AND gates are programmable. That means each AND gate has both normal & complemented i/p's of variables. So, based on the requirement, we can program any of those inputs. So, we can generate only the required product terms by using these AND gates.


Here, the inputs of OR gates are also programmable. So we can program any number of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate.

Let us implement the following Boolean functions using PLA.

$$A = xy + xz' \quad B = xy' + yz + xz'$$

The given two functions are in SOP form.
The product term xz' is common in each function.

We require 4 programmable AND gates
2 programmable OR gates



6

Implement the following Boolean function using PAL with four inputs and 3-wide AND-OR structure. Also write PAL programming table

$$F_1(A, B, C, D) = \sum m(2, 12, 13)$$

$$F_2(A, B, C, D) = \sum m(7, 8, 9, 10, 11, 12, 13, 14, 15)$$

$$F_3(A, B, C, D) = \sum m(0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$$

$$F_4(A, B, C, D) = \sum m(1, 2, 8, 12, 13)$$

Sol:

F_1 AB \ CD	00	01	11	10
00				1
01				
11	1	1		
10				

$$F_1 = ABC\bar{D} + \bar{A}\bar{B}C\bar{D}$$

F_2 AB \ CD	00	01	11	10
00				
01			1	
11	1	1	1	1
10	1	1	1	1

$$F_2 = A + BCD$$

F_3 AB \ CD	00	01	11	10
00	1		1	1
01	1	1	1	1
11			1	
10	1		1	1

$$F_3 = \bar{B}\bar{D} + \bar{A}B + CD$$

F_4 AB \ CD	00	01	11	10
00		1		1
01				
11	1	1		
10	1			

$$F_4 = \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + \underline{ABC\bar{D}} + A\bar{C}\bar{D}$$

$$= F_1 + \bar{A}\bar{B}\bar{C}D + A\bar{C}\bar{D}$$

Programming table :

product term

AND inputs
A B C D F₁

Outputs

1	1	1	0	-	-
2	0	0	1	0	-
3	-	-	-	-	-
4	1	-	-	-	-
5	-	1	1	1	-
6	-	-	-	-	-
7	0	1	-	-	-
8	-	-	1	1	-
9	-	0	-	0	-
10	-	-	-	-	1
11	1	-	0	0	-
12	0	0	0	1	-


$$F_1 = ABC + \bar{A}\bar{B}\bar{C}\bar{D}$$

$$F_2 = A + BCD$$

$$F_3 = \bar{A}B + CD + \bar{B}\bar{D}$$

$$F_4 = F_1 + A\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$$

Realization



(7)

Implement the following two Boolean function with a PLA :

$$F_1(A, B, C) = \sum m(0, 1, 2, 4)$$

$$F_2(A, B, C) = \sum m(0, 5, 6, 7)$$

Sol:

F ₁	A \ BC	00	01	11	10
	0	1	1		1
	1	1			

$$F_1(T) = \bar{A}\bar{C} + \bar{B}\bar{C} + \bar{A}\bar{B}$$

F ₂	A \ BC	00	01	11	10
	0			0	
	1		0	0	0

$$F_1(C) = AB + AC + BC$$

F ₂	A \ BC	00	01	11	10
	0	1			
	1		1	1	1

$$F_2(T) = \bar{A}\bar{B}\bar{C} + AC + AB$$

* for finding minimal in true form, consider the 1s on the map.

* for finding minimal in complement form, consider the 0s on the map.


F ₂	A \ BC	00	01	11	10
	0		0	0	0
	1	0			

$$F_2(C) = A\bar{B}\bar{C} + \bar{A}B + \bar{A}C$$

[AB, AC are present in $F_1(C)$ & $F_2(T)$]

PLA Programming table

product term		Inputs			Outputs	
		A	B	C	(C) F ₁	(T) F ₂
1	AB	1	1	-	1	1
2	AC	1	-	1	1	1
3	BC	-	1	1	1	-
4	$\bar{A}\bar{B}\bar{C}$	0	0	0	-	1



programming and fuse map.